

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/761,539	01/16/2001		William J. Dally	2789.2010-000	5876	
24319	7590	05/03/2006		EXAMINER		
LSI LOGIC			CHANG, RICHARD			
MS: D-106		,		ART UNIT	PAPER NUMBER	
MILPITAS,	CA 950	35	2616			

DATE MAILED: 05/03/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

		A	4: NI -					
		Applica	ation No.	Applicant(s)				
		09/761	,539	DALLY, WILLIAM J.				
	Office Action Summary	Examir	ier	Art Unit				
		Richard	Chang	2616				
Period f	The MAILING DATE of this communor Reply	nication appears on	the cover sheet with	the correspondence address	;			
THE - External control	MAILING DATE OF THIS COMMUN ensions of time may be available under the provisions of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this come period for reply specified above is less than thirty (2) period for reply is specified above, the maximum so ure to reply within the set or extended period for reply reply received by the Office later than three months ned patent term adjustment. See 37 CFR 1.704(b).	ICATION. s of 37 CFR 1.136(a). In no munication. 30) days, a reply within the statutory period will apply and y will, by statute, cause the a	event, however, may a repl statutory minimum of thirty (d will expire SIX (6) MONTH application to become ABAN	y be timely filed 30) days will be considered timely. IS from the mailing date of this community IDONED (35 U.S.C. § 133).	ication.			
Status								
1)⊠	Responsive to communication(s) file	ed on 02/02/2006.						
· —	•	2b)⊠ This action is	s non-final.					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the ments is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposit	tion of Claims							
4)⊠ 5)⊠ 6)⊠ 7)⊠	Claim(s) 1-27 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) 14-16, 18-19 and 21-26 is/are allowed. Claim(s) 1, 3-6, 8-13 and 27 is/are rejected. Claim(s) 7 is/are objected to. Claim(s) are subject to restriction and/or election requirement.							
Applicat	tion Papers							
10)⊠	The specification is objected to by the The drawing(s) filed on <u>26 March 20</u> Applicant may not request that any objected that any objected that on declaration is objected the specific of th	001 is/are: a) \square acception to the drawing(some generation is required.	s) be held in abeyance uired if the drawing(s)	e. See 37 CFR 1.85(a). is objected to. See 37 CFR 1.4				
Priority	under 35 U.S.C. § 119							
a)	Acknowledgment is made of a claim All b) Some * c) None of: Certified copies of the priority Copies of the certified copies application from the Internations See the attached detailed Office actions	or documents have be or documents have be of the priority docu onal Bureau (PCT F	een received. een received in App ments have been re Rule 17.2(a)).	olication No eceived in this National Stag	e			
Attachme			_					
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948\		nmary (PTO-413) Mail Date				
3) [Info	rmation Disclosure Statement(s) (PTO-1449 o er No(s)/Mail Date			ormal Patent Application (PTO-152)				

Art Unit: 2616

DETAILED ACTION

Response to Amendment and argument

- 1. Applicant's arguments and amendment filed on 02/06/2006, with respect to claims 1, 3-16, 18-19 and 21-27 have been fully considered but are most in view of the new ground(s) of rejection. The previous indicated allowability of claims 2 (already canceled) and claim 15 had been withdrawn in last office action (11/29/2005).
 - 2. Claims 2, 17 and 20 had been canceled.
- 3. Applicant appears to argue that the Examiner previously admitted the limitation of "the read address generator transforms a global frame counter to generate the read address" is not taught by the reference in earlier office action on 7/1/2005. However, after carefully reviewing and considering the following amendment filed on 12/14/2004, the examiner had withdrawn the previous indicated allowability in office action filed on 11/29/2005 because the limitation is suggested in reference US patent No. 6,674,752 ("Colizzi et al."). Colizzi et al. teach a method and apparatus of switch matrix using independent read and write memory access for time slot interchange such that the memory is nonontiguoually addressed and space mapped by the predecoder by storing subframes to the random access memory is controlled by the write address control memory out of alignment with the global frame clock, in a received order and reading subframes from the random access memory is controlled by the read address control memory in interchanged order and aligned to the global frame clock. As such the limitation is met since memory addressing alignment scheme using counters is taught by Colizzi et al.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1, 3-6, 8-13 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over US patent No. 6,778,529 ("Field et al.") in view of US patent No. 6,674,752 ("Colizzi et al.").

Regarding claims 1 and 27, Field et al. teach a and method for a telecommunications synchronous switch node (time-slot interchanger) for interchanging the order of subframes of data (within an input data frame wherein each 125 microsecond frame period is divided into 256 subframes) comprising of

a global frame clock (a systems clock which is used to derive the 125 microsecond frame pulse for synchronization) (See Fig. 32, Col. 32, lines 12 - 26),

an interchange random access memory (switch memory 656) receiving the input data frame at an input (where the traffic may be directly received at the switch interface 650), out of alignment with the global frame clock (where the switch interface 650 provides the ingress TDM traffic storage independent of the global frame clock) (See 1Fig. 33, Col. 32, lines 27 - 62).

Field et al. teach substantially all the claimed invention but did not disclose expressly the particular application involving limitations of

Art Unit: 2616

"a write address generator which addresses the random access memory to write subframes, out of alignment with the global frame clock, in a received order"; and

"a read address generator which addresses the random access memory to read subframes in interchanged order and aligned to the global frame clock"

Colizzi et al. teach a method and apparatus of switch matrix using independent read and write memory access for time slot interchange such that the memory is nonontiguously addressed and space mapped by the predecoder by storing subframes to the random access memory is controlled by the write address control memory (WCM) out of alignment with the global frame clock, in a received order and reading subframes from the random access memory is controlled by the read address control memory (RCM) in interchanged order and aligned to the global frame clock (See Fig. 4, Col. 5, lines 38-54).

A person of ordinary skill in the art would have been motivated to employ Colizzi et al. in Field et al. in order to obtain telecommunications synchronous time slot interchanging switch and to take advantage of providing a write address control memory (WCM) to store subframes to the random access memory, out of alignment with the global frame clock, in a received order and a read address Control Memory (RCM) to read subframes from the random access memory in interchanged order and aligned to the global frame clock in claims 1, 14 and 27.

The suggestion/motivation to do so would have been to use independent read and write memory access for time slot interchange where storing subframes to the random access memory is controlled by the write address control memory out of alignment with the global frame clock, in a received order and reading subframes from the random access memory is controlled by the read address control memory in interchanged order and

Art Unit: 2616 -

aligned to the global frame clock, as suggested by Colizzi et al. in Col. 5, lines 38-54. At the time the invention was made, therefore, it would have been obvious to one of ordinary skill in the art to which the invention pertains to combine Colizzi et al. with Field et al. to obtain the inventions specified in claims 1, 14 and 27.

Regarding claims 3-4, these claim have limitation that is similar to those of claim 1 wherein the global frame counter count is transformed in a random access memory, thus it is rejected with the same rationale applied against claim 1 above.

Regarding claims 5-6, these claim have limitation that is similar to those of claim 4 wherein the counter supports buffer lengths, thus it is rejected with the same rationale applied against claim 4 above.

<u>Regarding claims 8-9</u>, these claim have limitation that is similar to those of claim 1 wherein the interchange random access memory is noncontiguously addressed, thus it is rejected with the same rationale applied against claim 1 above.

<u>Regarding claim 10</u>, this claim has limitation that is similar to those of claim 9, thus it is rejected with the same rationale applied against claim 9 above.

6. Claims 1, 3-6, 8-13 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over US patent No. 6,778,529 ("Field et al.") in view of US patent No. 6,674,752 ("Colizzi et al.") and further in view of US patent No. 5,303,077 ("Buttle et al.").

Art Unit: 2616

<u>Regarding claim 13</u>, as discussed above, Colizzi et al. and Field et al. teach substantially all the claimed invention but did not disclose expressly the particular application involving limitations of

"at least one switch of at least one stage comprising a time-slot interchanger".

Buttle et al. teach an Optical switch and switching module, thus supports SONET STS-M frames, therefor wherein block 17 in dashed lines enclosing the time slot interchangers and the space switch 13 to indicate such a functional unit (at least one switch of at least one stage comprising a time-slot interchanger) (See Fig. 1, Col. 5, lines 30-52).

A person of ordinary skill in the art would have been motivated to employ Buttle et al. in Colizzi et al. and Field et al. in order to obtain a time slot interchanger and to take advantage of the time slot interchangers and the space switch capable of the subframe interchange in claim 13.

The suggestion/motivation to do so would have been to accommodate a multistage digital cross connect switch and to take advantage of the time slot interchangers and the space switch capable of the subframe interchange, as suggested by Buttle et al in Col. 5, lines 30- 52. At the time the invention was made, therefore, it would have been obvious to one of ordinary skill in the art to which the invention pertains to combine Buttle et al. with Colizzi et al. and Field et al. to obtain the inventions specified in claim 13.

Regarding claims 11-12, these claim have limitation that is similar to those of claim 13 wherein SONET STS-M frames and the interchange random access memory

Art Unit: 2616

are supported, thus it is rejected with the same rationale applied against claim 13 above.

Allowable Subject Matter

7. Claims 14-16, 18-19 and 21-26 are allowed.

Claim 7 is objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims and if no art rejection can be applied.

Reason for indicating Allowable Subject Matter

8. The following is an examiner's statement of reasons for allowance:

The prior art along or in combination fails to teach or make obvious the following limitations:

"the interchanger random access memory comprises three buffers and the local frame counter includes a modulo 3 counter field which selects one of the three buffers" as recited in the <u>independent claim 14 and dependent claim 7</u>.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Richard Chang whose telephone number is (571) 272-3129. The examiner can normally be reached on Monday - Friday from 8 AM to 5 PM.

Art Unit: 2616

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ricky Ngo can be reached on (571) 272-3139. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

RV

rkc .

Richard Chang Patent Examiner Art Unit 2616

> RICKY Q. NGO SUPERVISORY PATENT EXAMINER